Abstract
Introduction
Continual improvements in process technology have enabled IC designers to increase logic density. However, this increase in logic density, coupled with increased frequency of operation have resulted in an exponential increase in power density. According to ITRS [1] , microprocessor power density is projected to reach 100 beyond the 50nm technology nodes. This exponentially increasing power density manifests itself as heat, which has to be continually removed from the die to ensure reliable operation. Another complicating factor is the presence of local hotspots, which arise due to varying levels of power dissipation across the chip.
Increased junction temperature and the presence of local hotspots has many deleterious effects. Increased temperature decreases the transistor switching speed, thereby directly reducing performance Leakage current increases exponentially with temperature, causing a positive feedback loop between leakage power and temperature [2] . Hotspots are therefore a major determinant of packaging and cooling costs, even for chips with low operating temperature.
Sophisticated packaging techniques are now employed to handle increased temperatures. A spectrum of techniques from heatspreaders and heatsinks to active cooling are employed to spread the heat generated more efficiently. In high-performance microprocessors packaging costs rise by $1 to $3 per Watt of power dissipated [3] . To avoid designing packages for the worst case operating condition, current generation microprocessors employ some form of dynamic thermal management (DTM), e.g, clock gating, dynamic voltage scaling, etc. The DTM throttling is employed when operating temperature exceeds a certain predefined value.
As FPGA-based Systems-on-a-Chip (SoCs) are getting more popular, many of the issues regarding temperature need to be tackled. SoCs are employed in a wide variety of operating conditions, and as a result, a single packaging solution will be necessarily inefficient. Hence, implementing some form of dynamic thermal management becomes critical for cost effectiveness and ensuring reliability of operation.
In this paper, we present the design and empirical measurements for an FPGA system that continually monitors the temperature levels at various locations on the die, and activates a thermal response when a thermal emergency is detected. This system comprises of an array of temperature sensors implemented on the FPGA fabric. The main contributions of this paper are as follows:
We describe the overall design of a system capable of implementing DTM in FPGA based SoCs.
We discuss the issues involved in the design of a temperature sensor that can be implemented on an FPGA.
We compare the sensor temperatures to values obtained from HotSpot [6] -an architectural level thermal simulator. This serves as a cross-validation of both HotSpot and our FPGA based system.
We identify the spatial granularity at which thermal phenomena arise in FPGA based designs.
Design
We implemented our design on a Xilinx Virtex-2 Pro (XC2VP7) FPGA present in the Insight Memec board [4, 5] . However, the techniques used are equally applicable across other FPGA based systems with minor modifications.
System
A typical SoC contains a processor and peripherals implemented on the FPGA. This can be augmented to monitor temperature by adding the following components:
An array of temperature sensors. Section 2.2 describes how temperature sensors can be implemented on the FPGA fabric.
A controller that monitors the temperatures readings from the different sensors and activates the DTM mechanism when appropriate. The controller is described in Section 2.3.
For experimental purposes, the FPGA core was powered by an Agilent E3631A DC power supply. This lets us measure the power consumed by the logic on the FPGA core.
Temperature Sensor
Our temperature sensor is based on the design proposed by [7, 8] . This utilizes the fact that the transistor switching speed is directly proportional to the temperature. In such a sensor, a ring oscillator is implemented on the die (the FPGA fabric in this instance), and the frequency of oscillation is used as a proxy for the temperature. We calibrated the sensor by measuring the ring oscillator frequencies at various temperatures and found that a change of 380 kHZ in ring oscillator frequency to correspond to a degree change in temperature. For detailed explanation regarding the design of the ring oscillator and our calibration tests, please refer to [16] .
In a notable deviation with previous results published in [8] , we also see a stronger dependence of the frequency with voltage. We attribute this to shrinking supply voltages -our experiments are on a Virtex-2 Pro device with a core supply voltage of 1.3V, while the previous generation of FPGAs used a core voltage of 1.8 Volts or 2.5 Volts. As the core supply voltage keeps getting lower, the impact of supply voltage noise on the sensor frequency increases. Hence special care has to be taken while measuring the temperature using such a sensor in the presence of voltage variation or noise. Further investigation of the impact and mitigation of voltage noise is warranted.
In our experiments we found each sensor to consume approximately 1 mW of power which is less than 1% of the power consumed by the FPGA core. To keep the power consumed by the sensors low, and to avoid local heating, they are enabled only for a short time. The sensor's capture counter has enough precision to store a change of less than 0.1 C at this measurement period.
Controller
The controller determines when the sensors have to be enabled, and performs the steps required to enable the sensors and read back the values from the sensors. Once the controller knows the temperatures at various locations on the die, it can decide to activate some thermal management technique if needed.
In our implementation, we use the embedded PowerPC processor present in the Virtex-2 Pro device as a controller. The sensors are connected to the processor via the On-chip Peripheral Bus (OPB) bus [10] . Each of the sensors interface to the bus using the General Purpose I/O (GPIO) core. This provides a simple interface for the processor to set or reset signals directly in the sensor.
To obtain a reading from the sensor, the controller initially resets all the counters present in the sensor. The sensor is then enabled thereby activating the ring oscillator for Enable Time + Capture Time. The Capture Counter is enabled after Enable time has elapsed. Both the ring oscillator and the counter are disabled after capture time. The value from the capture counter is then read back and the frequency value is mapped to temperature based on data from initial calibrations.
Comparison with HotSpot
In this section, we compare the temperatures obtained using simulation with HotSpot -an architectural level thermal simulator [6] . HotSpot has been validated against a test chip and against finite element simulation [11] . Hence such a comparison serves as a cross-validation of both HotSpot and the sensor architecture.
HotSpot takes in a number of parameters that affect the thermal properties of the system. These include the properties of the silicon, thermal interface material, heat spreader, and heat sink. Table 1 lists all the configuration changes we made to HotSpot to reflect the setup of the FPGA based system used in the experiments.
To compare HotSpot with our system, we create a design with 6 distinct areas listed in Table 2 . The area marked PPC contains the PowerPC processor and MB contains the MicroBlaze processor. The two areas marked left ppc and bott ppc contain miscellaneous glue logic necessary for measuring the temperature, and logic necessary for clocking and communication from the system respectively. The power dissipation in each of the units is obtained as follows. The current supply to the FPGA core is provided through an Agilent E3631A constant power supply source that indicates the current to the core at each instant. This gives us the total power dissipation by the FPGA core. From the Virtex-II Pro datasheet [5] , we know that the PowerPC core itself consumes 0.9 mW/MHz, and since it is being run at 50 Mhz, the average power dissipation is 45 mW. For the MicroBlaze core power, we created a design with a MicroBlaze core and Table 1 . HotSpot parameters to match the test system measured the current when the core is active versus when it is clock gated. The difference gives the average power dissipation in the MicroBlaze core. For the two blank areas, we assign only the static power dissipation as obtained using the Xilinx Power Estimator (XPower) [15] . The remaining power consumed by the core is split proportional to the areas of the two remaining blocks.
Using the floorplan shown in Figure 1 , we compare the outputs obtained using HotSpot with the specified parameters and the values obtained from the sensors. For each unit, the sensor is placed as close to the center as possible. For PowerPC the sensor is placed at the edge of the PowerPC block. The results, measured as deviation from ambient temperature (23 C) are recorded in Table 2 .
Figure 1. Floorplan used for comparison with HotSpot
We see that on average the difference in temperatures predicted by HotSpot and those obtained from the sensors differ by less than 0.2 C. The temperature differentials from the ambient are low because of the lower power density of in each of the units. When a circuit is implemented on an FPGA, the place and route tools tend to place only the critical logic close together and spread out other logic. Further, an FPGA implementation is also sparse since majority of the interconnect is unused. As a result it is hard to obtain higher power densities. In our experiments, we noticed that the highest power density was obtained in the MicroBlaze core which was written using hand-placed structural VHDL. 
Granularity of Temperature Variations
Power density levels across a chip vary significantly. This is because units like the register file and the issue queues in a superscalar processor, are small in area, but are accessed frequently. This results in local hotspots across the chip.
In this section, we find out experimentally if local hotspots can be reduced by spreading the high power density units over a broader area. Our objective is to find if small hotspots can be mitigated if they are split and spread among other cold units. Figure 2 shows the four different configurations for the placement of a single high power density unit. In the first configuration, the block is packed together within a narrow region. In the remaining three configurations, the block is split into three sub-blocks, and spread out over varying distances. In all cases, the total power consumed by the blocks In Tables 3 and 4 the temperature levels are different since the total power consumed is different. However within each row, the total power density is maintained constant.
We can note that when the hot unit is of size 12 slices, splitting it and spreading it around into 3 blocks of size 4 slices each contributes to a much higher temperature reduction, than if the block size is 8 slices. When the sub block size is just 2 slices, there are no significant hotspots that can benefit from spreading the heat around. These effects of spreading are predicted by HotSpot and also by simple thermodynamics. This experiment proves that we can measure such effects.
Conclusion
In this paper, we have developed an FPGA thermal monitoring technique. The technique is configurable such that temperature sensors can be placed anywhere on the system and be easily accessed by a controller. We have shown that the temperatures obtained from the sensors correlate well with temperatures predicted by HotSpot. This serves as a cross-validation for both HotSpot and the sensor architecture. Finally, we have experimentally shown that local hotspots can be avoided by splitting up a large hot region into multiple smaller units and interspersing them along with cooler units.
